We study the reachability problem for networks of timed communicating processes. Each process is a timed automaton communicating with other processes by exchanging messages over unbounded FIFO channels. Messages carry clocks which are checked at the time of transmission and reception with suitable timing constraints. Each automaton can only access its set of local clocks and message clocks of sent/received messages. Time is dense and all clocks evolve at the same rate. Our main contribution is a complete characterisation of decidable and undecidable communication topologies generalising and unifying previous work. From a technical point of view, we use quantifier elimination and a reduction to counter automata with registers. 
Introduction
Timed automata (ta) were introduced almost thirty years ago by Alur and Dill [7, 8] as a decidable model of real-time systems elegantly combining finite automata with timing constraints over a densely timed domain. To these days, ta are still an extremely active research area, as testified by recent works on topics such as the reachability problem [26] , a novel analysis technique based on tree automata [6] , and the binary reachability relation [39] . Decidability results on ta have been extended to include discrete data structures such as counters [11, 1] , stacks [14, 24, 42, 10, 4, 38, 22, 23, 21] , and lossy FIFO channels [3] ; cf. the recent survey [43] for more examples of ta extensions.
In this paper, we study systems of timed communicating automata (tca) [30] , which are networks of ta processes exchanging messages over FIFO channels (queues) of unbounded size 1 . Messages are additionally equipped with densely-valued clocks which elapse at the same rate as local ta clocks. When a message is sent, a logical constraint between local and message clocks specifies the initial values for the latter; if multiple values are allowed, a satisfying one is chosen nondeterministically. Symmetrically, when a message is received, a logical constraint on local and message clocks specifies whether the reception is possible.
We consider three kinds of clocks: classical clocks over the rationals Q, integral clocks over the nonnegative integers N, and fractional clocks over the unit interval I :" Q X r0, 1q. All clocks evolve at the same rate; an integral clock behaves the same as a classical clock, except that in constraints it evaluates to the underlying integral part; when a fractional
Preliminaries
Let N be the set of natural, Z the integer, Q the rational, and Q ě0 the nonnegative rational numbers. Let I :" Q X r0, 1q be the rational unit interval. For a P Q, let tau P Z and tau P I denote its integral and, resp., fractional part; for b P Q, let the cyclic difference be a a b " ta´bu and the cyclic addition be a ' b " ta`bu. For a, k P Z, let a " m k denote the congruence modulo m P Nz t0u, which we extend to a P Q by a " m k iff tau " m k. For a set of variables X and a domain A, let A X be the set of valuations for variables in X taking values in A. For a valuation µ P A X , a variable x P X, and a new value a P A, let µrx Þ Ñ as be the new valuation which assigns a to x, and agrees with µ on Xz txu. For a subset of variables Y Ď X, let µ| Y P A Y be the restricted valuation agreeing with µ on Y . For two disjoint domains X, Y and µ P A X , ν P A Y , let pµ Y νq P A XYY be the valuation which agrees with µ on X and with ν on Y .
Labelled transition systems. A labelled transition system (lts)
A is a tuple xC, c I , c F , A, Ñy where C is a set of configurations, with c I , c F P C two distinguished initial and final configurations, resp., A a set of actions, and Ñ Ď CˆAˆC a labelled transition relation. Clock constraints. Let X be a set of clocks of type either classical x : Q, integral x : N, or fractional x : I. A clock constraint over X is a boolean combination of the atomic constraints (inequality) (modular) (order) (non-diagonal)
where x 0 , x 1 are either both classical or integral clocks, y 0 , y 1 fractional clocks, m P N, and k P Z. As syntactic sugar we also allow true and variants with any " P tď, ă, ě, ąu in place of ď. A clock valuation is a mapping µ P Q X ě0 assigning a non-negative rational number to every clock in X. Let 0 be the clock valuation µ s.t. µpxq " 0 for every clock x P X. For a valuation µ and a clock constraint ϕ, µ satisfies ϕ, written µ |ù ϕ, if ϕ is satisfied when classical clocks x : Q are evaluated as µpxq, integral clocks x : N as tµpxqu, and fractional clocks y : I as tµpyqu. In particular, µ |ù px 0´x1 " m kq is equivalent to tµpx 0 q´µpx 1 qu " m k if x 0 , x 1 : Q are classical clocks, and to tµpx 0 qu´tµpx 1 qu " m k if x 0 , x 1 : N are integral clocks.
Timed communicating automata.
A communication topology is a directed graph T " xP, Cy with nodes P representing processes and edges C Ď PˆP representing channels pq P C whenever p can send messages to q. We do not allow multiple channels from p to q since such a topology would have an undecidable non-emptiness problem (stated below).
A system of timed communicating automata (tca) is a tuple S " @ T , M, pX c q cPC , pA p q pPP D where T " xP, Cy is a communication topology, M a finite set of messages, X c a set of channel clocks for messages sent on channel c P C, and, for every p P P, op " nop is a local operation without side effects; op " elapse is a global time elapse operation which is executed by all processes at the same time; all local and channel clocks evolve at the same rate; op " testpϕq is a operation testing the values of clocks X p against the test constraint ϕ; op " resetpx p q resets clock x p P X p to zero; op " sendppq, m : ψq sends message m P M to process q over channel pq P C; the send constraint ψ over X p Y X pq specifies the initial values of channel clocks; op " receivepqp, m : ψq receives message m P M from process q via channel qp P C; the receive constraint ψ over X p Y X qp specifies the final values of channel clocks. We allow transitions p op 1 ;...;op n ÝÝÝÝÝÝÑ q containing a sequence of operations as syntactic sugar. We assume w.l.o.g. that test constraints ϕ's are atomic, that M is the maximal constant used in any inequality or modulo constraint, that all modular constraints " M are over the same modulus M , that all the sets of local X P :" pX p q pPP and channel clocks X C :" pX c q cPC are disjoint, and similarly for the sets of locations L p and thus operations Op p ; consequently, we can just write op Ý Ñ r without risk of confusion. A tca has untimed channels if X C " H. A channel c P C has inequality tests if there exists at least one operation sendpc, m : ψq or receivepc, m : ψq where ψ is an inequality constraint x 0 " k or x 0´x1 " k over (classical or integral) channel clocks x 0 , x 1 P X C .
Semantics.
A channel valuation is a family w " pw c q cPC of sequences w c P pMˆQ
ě0 qo f pairs pm, µq, where m is a message and µ is a valuation for channel clocks in X c . For δ P Q ě0 , let µ`δ be the clock valuation which adds δ to the value of every clock, i.e., pµ`δqpxq :" µpxq`δ, and for a channel valuation w " pw c q cPC with w c " pγ [19] , where channels can be tested for emptiness. In that setting, it was shown that non-emptiness of discrete-time tca with untimed channels is decidable precisely for polyforest topologies where in each polytree there is at most one channel which can be tested for emptiness. Since a timed channel with inequality tests can simulate an untimed channel with emptiness tests, our decidability result generalises [19] to the more general case of timed channels, and our undecidability result follows from their characterisation. The simulation is done as follows. Suppose processes p, q want to cooperate in such a way that q can test whether the channel pq is empty. Time instants are split between even and odd instants. All standard operations of p, q are performed at odd instants. At even time instants, p sends to q a special messagem with initial age 0 by performing sendppq,m : x pq " 0q. Process q simulates an emptiness test on pq by receiving messagem with the same age 0 receiveppq,m : x pq " 0q. This is indeed correct because if some other message m was sent by p afterwards, thenm would have age ě 1, since all other operations happen at odd instants.
Proof of the "only if" direction. If the topology is not a polyforest, i.e., it contains an undirected cycle, then it is well-known that non-emptiness is undecidable already in the untimed setting [15, 37] . If the topology is a polyforest, but it contains a polytree with more than one timed channel with integral inequality tests, then undecidability follows from [19, Theorem 3] already in discrete time, since non-emptiness tests (on the side of the receiver) can be simulated by timed channels with inequality tests as remarked above. đ
Plan. The rest of the paper is devoted to the decidability proof. In Sec. 4 we simplify the form of constraints. In Sec. 5 we define a more flexible desynchronised semantics [30] for the elapse of time, and in Sec. 6 a more restrictive rendezvous semantics [37] for the exchange of messages. Applying these two semantics in tandem allows us to remove channels at the cost of introducing counters (cf. [19] 
Simple tca
A tca is simple if: it contains only integral and fractional clocks; send constraints are of the form x c " 0 (for x c a channel clock); receive constraints of the form x c " k, x c " M k for an integral clock x c : N, and of the form y pq " y q for fractional clocks y pq , y q : I. We present a non-emptiness preserving transformation of a given tca into a simple one.
Remove integral clocks.
We remove integral clocks, by expressing their constraints as combinations of classical and fractional constraints. Unlike integral and fractional constraints, classical constraints x´y " k with x, y : Q are invariant under the elapse of time. For every integral clock x : N, we introduce a classical x Q : Q and a fractional clock x I : I which are reset at the same moment as x. A constraint x´y ď k on clocks x, y : N is replaced by the equivalent px Q´yQ ď k^x I ď y I q _ x Q´yQ ď k´1. The same technique can handle modulo constraints and channel clocks.
Copy-send.
A tca is copy-send if channel clocks are always copies of local clocks of the sender process, i.e., X pq " tx
, and all send constraints of process p are equal to
(1) § Lemma 2. Non-emptiness of tca's reduces to non-emptiness of copy-send tca's.
Proof. Let S be a tca. We construct an equivalent copy-send tca S 1 by letting sender processes p's send copies of their local clocks to receiver processes q's; the latter verifies at the time of reception whether there existed suitable initial values for channel clocks of S. This transformation relies on the method of quantifier elimination to show that the guessing of the receiver processes q can be implemented as constraints.
We perform the following transformation for every channel pq P C. Let classical local and channel clocks be of the form x 
We (2), (3)):
We can rearrange the conjuncts as ψ q 0 " pDx pq¨ψ q
x pq q^pDȳ pq¨ψ q y pq q, where
The formula ψ q 0 above is not a clock constraint due to the quantifiers. Thanks to quantifier elimination, we show that it is equivalent to a quantifier-free formula r ψ q , i.e., a constraint.
Classical clocks. We show that ψ
x pq is equivalent to a quantifier-free formula r ψ q x pq . By highlighting x pq 1 , we can put ψ q 1 in the form (we avoid the indices for readability)
where ψ 1 does not contain x pq 1 , the u, v's are of one of the three types: 
Figure 1
Channel constraints of the formx pq " 0 (transmission) andx pq "x q (reception) suffice.
can remove it) and thus does not participate anymore in the quantifier elimination process. 
Thanks to the previous part, channel clocks are copies of local clocks. As a consequence, we can assume w.l.o.g. that send and receive constraints are atomic. Let sendppq, m : ψ pq , orŷ pq resp., then we can assume that the corresponding send constraint is justx pq " x p or, resp.,ŷ pq " y p -all other channel clocks are irrelevant. Consequently, all channel constraints can in fact be assumed to be atomic.
Atomic channel constraintsx
pq " 0,x pq "x q . We further simplify atomic channel constraints by only sending channel clocksx pq initialised to 0, and having receive constraints of the form of equalitiesx pq "x q between a channel and a local clock; this holds for both classical and fractional clocks. Consider a send/receive pair (S) 
We can check that x, y belong to the same M -threshold equivalence class with the nondiagonal inequality constraint ϕ «M px, yq " Ž kPt0,...,M u px " k^y " k _ x ě M^y ě M q. We handle modulo constraints in the same spirit. Two clock valuations µ, ν are M -modulo equivalent, written µ " M ν if, for every x P X P , µpxq " M νpxq. Clearly, if µ " M ν, then µ |ù ϕ iff ν |ù ϕ for every constraint ϕ " px " M kq. Moreover, we can check that x, y belong to the same M -modulo equivalence class with the non-diagonal modular constraint
Our objective is achieved by replacing classical diagonal reception constraintsx
pq "x q with the non-diagonal ϕ «M px pq ,x^ϕ "M px pq ,x. Fractional constraints are untouched in this step.
Remove classical clocks.
We convert all constraints on classical clocks into equivalent constraints on integral and fractional clocks, thus undoing the first step of this section. For every classical clock x : Q, we introduce an integral x N : N and a fractional clock x I : I which are reset at the same moment as x. Constraints of the form x ă k are replaced with x N ă k, of the form x " k by x N " k^x I " 0, and of the form x ą k by x N ě k`1 _ px N ě k^x I ą 0q. It is easy to see that we obtain simple constraints, as required.
Desynchronised semantics
We introduce an alternative run-preserving semantics for tca, called desynchronised semantics, which is the same as the standard semantics except that time elapse transitions are local within processes; channels pq's elapse time together with receiving processes q's. In order to guarantee that messages are received only after they are sent, for every channel pq we allow q to be ahead of p, but not the other way around. Thanks to desynchronisation we will remove channels in the next section. We make no assumptions on the underlying topology.
Assume that for every process p P P there is a special clock x p 0 which is never reset and does not appear in any constraint. The desynchronised semantics is the lts vSw de "
where everything is defined as in the standard semantics vSw " xC, c I , c F , A, Ý Ñy, except C de which is the restriction of C
ensuring that for every channel pq process q is never behind p, the final configuration is c
where µ 1 px p q " 0 for every x P Xz tx p 0 | p P Pu, and for the desynchronised transition relation Ý Ñ de , which is defined as Ý Ñ, except for the rules for time elapse and transmissions. For time elapse, ( †) is replaced by
whenever there exists a process q P P s.t. there is a time elapse transition 
Rendezvous semantics
The main advantage of the desynchronised semantics introduced in the previous section is that, over polyforest topologies, channel operations can be scheduled as too keep the channels always empty. Moreover, doing this preserves the existence of runs. This is formalised via the following rendezvous semantics: 
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Register automata with counters Thanks to the rendezvous semantics, we have eliminated the channels, at the cost of introducing a desynchronisation between senders and receivers. The integer (unbounded) part of such desynchronisation is modelled by introducing nonnegative integer counters; the fractional part, by registers taking values in I " Q X r0, 1q.
Register constraints. Let R be a finite set of registers. We model fractional values for both local and channel clocks by the cyclic order structure K " pI, Kq, where K Ď I 3 is the (strict) ternary cyclic order between rational points a, b, c P I in the unit interval, defined as
In other words, Kpa, b, cq holds if when moving along a circle of unit length starting from a, we first see b, and then c. For c P Q, we have the relations (cf. Fig. 2 )
where
A register constraint is a quantifier-free formula ϕ with variables from R over the vocabulary of K; since K admits elimination of quantifiers [34] , we could allow arbitrary first-order formulas as register constraints without changing the expressiveness of the model. For a constraint ϕ and a register valuation r P I R , we write r |ù ϕ if the formula holds when variables are interpreted according to r.
Register automata with counters.
A register automaton with counters (rac) is a tuple R " xL, l I , l F , R, N, ∆y where L is a finite set of locations, l I , l F P L two distinguished initial and final locations therein, R a finite set of registers, N a finite set of non-negative integer counters, and ∆ a finite set of rules of the form l op Ý Ñ m with l, m P L, where op is either nop, an increment n++ of counter n, an decrement n--of counter n, a counter inequality testpn " kq or modular test testpn " m kq, a guess guessprq assigning a new non-deterministic value to register r, or a register test testpϕq with ϕ a register constraint. We allow sequences of operations op " pop 1 ;¨¨¨; op k q and group updates N 1 ++, N 1 --for N 1 Ď N as syntactic sugar.
Semantics. The semantics of a rac R as above is the infinite lts vRw " xC, c I , c F , A, Ñy
where the set of configurations C consists of tuples xl, n, ry with l P L a control location of R, n P N N a counter valuation, and r P I R a register valuation, where the initial configuration is c I " @ l I ,0,0 D with0 the initial counter and (overloaded) register valuation, and the final configuration is c F "
There is a transition xl, n, ry op Ý Ñ xm, m, sy just in case there is a rule l op Ý Ñ m s.t. (a) if op " nop, then m " n and s " r; (b) if op " n++, then m " nrn Þ Ñ npnq`1s and s " r; (c) if op " n--, then npnq ą 0, m " nrn Þ Ñ npnq´1s, and s " r; (d) if op " testpn " kq, then npnq " k, m " n, and s " r; (e) if op " testpn " m kq, then npnq " m k, m " n, and s " r; (f) if op " guessprq, then m " n and there exists x P I s.t. s " rrr Þ Ñ xs; (g) if op " testpϕq with ϕ a register constraint, then r |ù ϕ, m " n, and s " r. A counter n appearing in some testpn " kq is said to have inequality tests. These can be converted to the well-known zero-tests. Modular tests testpn " m kq can be removed by storing in the control location the modulo class of n. Register tests testpϕq can be removed by bookkeeping a symbolic description of the current register valuation called orbit (similarly as in the region construction for timed automata) [12] . § Theorem 8. Non-emptiness is decidable for rac with ď 1 counter with inequality tests.
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Simulating the rendezvous semantics in rac
We assume that there are neither local diagonal inequality nor modular constraints-they can be converted to their non-diagonal counterparts with a standard construction [8] . For every process p, let x p 0 be a reference clock which is never reset representing the "now" instant. We construct a rac R " xL, l I , l F , R, N, ∆y simulating the rendezvous semantics of S. 
[send-receive]
Intuitively, x p ď y p holds iff the last reset of y p happened before that of x p , i.e., K 0 pŷ p ,x p ,x p 0 q; cf. Fig. 3a, 3b . For (7), when p sends a message with initial age 0, its age at the time of reception is x pq "x q 0 ax p 0 , i.e., the fractional desynchronisation between p and q. Unary equivalence. We abstract the integral value of clocks into a finite domain called unary equivalence class (akin to the well-known region construction for timed automata). Let M P N be the maximal constant used in any clock constraint of S. Two clock valuations µ, ν P Q D . For each channel pq P C there is a corresponding counter n pq P N measuring the amount of integral desynchronisation between the sender process p and the receiver process q; the fractional desynchronisation is measured byx q 0 ax p 0 :
Transition rules in ∆ are defined as follows.
(1) A transition (2a) We go to a temporary location ‚ λ implicitly depending on t:
We simulate an arbitrary integer time elapse for process p. Let N`" tn qp | qp P Cu be the set of counters corresponding to channels incoming to p and let N´" tn pq | pq P Cu for outgoing channels. We increase counters n qp P N`by an arbitrary amount, and decrease counters n pq P N´by the same amount; the unary class λ of clocks of p is updated accordingly: For every λ, we have a transition ‚ λ N`++;N´--ÝÝÝÝÝÝÑ ‚ λ 1 , where λ 1 " λrX p Þ Ñ X p`1 s. These transitions can be repeated an arbitrary number of times. p ,x p 0 q holds. The same adjustment is made for incoming channels qp, where n qp must be increased by one whenever K 1 px
For outgoing channels pq, counter n pq must be further decreased by one precisely when
| qp P Cu and S´" tx q 0 | pq P Cu, be the set of registers that must be checked. The automaton guesses a partition S " S yes Y S no of those registers corresponding to wrapped clocks and all the others. The guess is verified with the formula ϕ " @x P S yes X S`¨K 1 px
Let X p yes " tx p P X p |x p P S yes u be the set of p-clocks whose fractional values were wrapped around 0. The unary class for clocks in X p yes is updated by λ 1 " λrX p yes Þ Ñ X p yes`1 s. Let Nỳ es " tn qp P N |x q 0 P S yes X S`u be the set of counters that need to be increased, and let Ný es " tn pq P N |x q 0 P S yes X S´u those that need to be decreased. For every λ and guessing as above, we have a transition ‚ q " q for every other process q ‰ p. 
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in ∆, where r r " r for every other r P Pz tp, qu, provided that one of the following conditions hold: (5a) If it is an integral send-receive pair, then, since our tca is simple, ψ p , ψ q are (in)equality constraints of the form ψ p " x pq " 0 and ψ q " x pq " k with x pq : N an integral clock. Since the counter n pq measures the integral desynchronisation between p and q, it also measures final value of x pq at the time of reception. We take ϕ " n pq " k. (5b) If it is a modular send-receive pair, then, since our tca is simple, ψ p " x pq " 0 and
The last case is a fractional send-receive pair. Since our tca is simple, we can assume constraints are of the form ψ p " x pq " 0 and ψ q " x pq ď x q (the other inequality can be treated similarly) for fractional clocks x pq , x q : I. By (7), take ϕ " K 0 px q ,x Proof idea. We show that the rendezvous semantics of the tca S and the semantics of the rac R are related by a variant of weak bisimulation [36] . For a configuration c P vSw rv of the form c " @ p p q pPP , µ D (we ignore the contents of the channels because they are always empty by the definition of rendezvous semantics) and a configuration d P vRw of the form
(1) Control locations are the same: p " 1p for every p P P.
(2) The abstraction λ is the unary class of the local clock valuation:
(3) Registerx p keeps track of the fractional part of clock x p :
(4) Counter n pq measures the integral desynchronisation between p and q; cf. (8):
(5) The fractional desynchronisation between p and q is expressed as:
We show in Sec. A.5 that c « d implies that the two configurations c, d have the same set of runs starting therein. Since the two initial configurations are equivalent c I « d I , it follows that vSw rv is non-empty iff vRw is non-empty, as required. đ
To sum up, we have so far reduced the non-emptiness problem of a tca to a simple one (Sec. 4), then to its rendezvous semantics (Sec. 5 and 6), and in this section the latter is reduced to non-emptiness of rac. In order to conclude by Theorem 8, we have to show that, if the communication topology has at most one channel with inequality tests per polytree, then a rac with at most one inequality test suffices. We apply the translation of this section to each polytree (thus obtaining several racs with at most one inequality test each), and then simulate the whole polyforest topology by sequentialising each polytree, which allows to reuse a single inequality test for the entire simulation; cf. Sec. A.6 for the details. To conclude, are able to produce a single rac with at most one inequality test equivalent to the original tca. This finishes the proof of the "if" direction of Theorem 1.
A Appendix
Let 1 C? , for a condition C, be 1 if C holds, and 0 otherwise.
A.1 Missing proof for Sec. 4
We conclude the proof of Lemma 2 in the case of fractional clocks. By distributing _ over^, we can put ψ q y pq in CNF. W.l.o.g. it suffices consider a single conjunct thereof, which has the general shape (we omit indices for readability)
where ψ contains only constraints of the form y This formula is in the same form as (15) , but with one quantifier less. We can repeat the process and remove all the quantifiers w.r. Proof. Every run in vSw rv is (essentially) a run in vSw de since the former semantics is a strengthening of the latter; "essentially" means that we need to split atomic send/receive operations into a send followed by a receive operation in order to properly get a run in vSw de . For the other direction, it has been shown that on polyforest topologies a run in any system of communicating possibly infinite state automata (and in particular in vSw de ) can be rescheduled in order for transmissions to be immediately followed by matching receptions [28] . By executing these pairs of matching send/receive operations atomically we obtain rendezvous synchronisation. đ
A.4 Missing proofs for Sec. 7
In this section we prove the following theorem. § Theorem 8. Non-emptiness is decidable for rac with ď 1 counter with inequality tests.
First, we introduce some concepts used in the proof. An automorphism of the cyclic order structure K " pI, Kq is a bijection α : I Ñ I that preserves and reflects K, i.e., Kpa, b, cq iff Kpαpaq, αpbq, αpcqq; automorphisms are extended point-wise to register valuations I R . The orbit of a register valuation r P I R is the set of valuations s s.t. there exists an automorphism α transforming r into s " αprq; the orbit of r is denoted Oprq Ď I R . The structure K is homogeneous [34] , and thus the set of valuations I R is partitioned into exponentially many distinct orbits, denoted OpI R q. We extend the satisfaction relation from valuations r |ù ϕ to orbits of valuations o P OpI R q, and write o |ù ϕ whenever there exists r P o s.t. r |ù ϕ; by the definition of orbit, the choice of representative r does not matter. An orbit, like a region for clock valuations, is an equivalence class of valuations which are indistinguishable from the point of view of K; for instance p0.2, 0.3, 0.7q, p0.7, 0.2, 0.3q, and p0.8, 0.2, 0.3q belong to the same orbit, while p0.2, 0.3, 0.3q belongs to a different orbit. We are now ready to prove the theorem above.
Proof. Let R " xL, l I , l F , R, N, ∆y be a rac with maximal constant M , where we assume w.l.o.g. that all modular tests are over the same modulus M . We construct a rac without registers R 1 where counters can only be incremented, decremented, and tested for zero (i.e., an ordinary counter machine). Let 
If op " testpn ď kq, then we have the following sequence of transitions for every 0 ď h ď k:
Upper bound constraints are thus reduced to ordinary zero tests. If op " testpn ě kq, then we have a sequence of transitions [12] . Moreover, if R has at most one counter with inequality tests, then we obtain a counter machine R 1 where at most one counter can be tested for zero, and the latter model is decidable [40, 13] . đ A.5 Missing proofs for Sec. 8 § Lemma 9. The rendezvous semantics vSw rv and vRw are equivalent.
We first simulate the integer time elapse tδu. Recall that N`" tn qp | qp P Cu is the set of counters corresponding to channels incoming to p and N´" tn pq | pq P Cu for outgoing channels. We increase integer values tδu times, obtaining We now fix the integer value of those clocks whose fractional value was wrapped around zero one more time than the fractional value of x p 0 . Let X " X p Ytx pq | x pq P CuYtx qp | x qp P Cu be the set of all possibly affected clocks. The set of local clocks of p to be further increased by one is X p yes , the set of counters for incoming channels to be further increased by one is Nỳ es , and the set of counters for outgoing channels to be further decreased by one is Ný es , where: 
where ϕ was defined in (10), n 1 " n 2 rNỳ es Þ Ñ Nỳ es`1 , Ný es Þ Ñ Ný es´1 s, and λ 1 " λ 2 rX p yes Þ Ñ X p yes`1 s. We need to argue that this transition can in fact be taken, and that equations (11) and (13) 
